

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: EMI AND NOISE SHIELDING FOR MULTI-METAL LAYER HIGH FREQUENCY INTEGRATED CIRCUIT PROCESSES

INVENTOR: HARRY Q. PON

Express Mail No.: EL732849720US

Date: April 18, 2001

0983693-041801

## Background

5

10

15

In many cases, the high frequency radio frequency devices may be formed on separate integrated circuits to avoid interference between logic devices and components that operate in radio frequency range. This avoids the problem of noise being coupled through the substrate. However, using separate integrated circuits significantly increases the cost of the combined circuitry. Integration of more components into the same integrated circuit generally reduces costs. Moreover, integration into the same circuit normally also results in higher performance.

Thus, there is a need for techniques that facilitate the formation of active and passive circuit components, operating for example at high frequencies, on the same semiconductor substrate that also includes other components such as logic devices.

### Brief Description of the Drawings

Figure 1 is a greatly enlarged, partial cross-sectional view through one embodiment of the present invention;

Figure 2 is an enlarged cross-sectional view taken generally along the line 2-2 in Figure 1;

Figure 3 is an enlarged, partial cross-sectional view illustrating the fabrication process for the structure shown in Figure 1 in accordance with one embodiment of the present invention;

Figure 4 shows a cross-sectional view of a subsequent step in the fabrication process shown in Figure 3;

Figure 5 shows a subsequent step in the fabrication process also shown in Figures 3 and 4;

5        Figure 6 shows a subsequent step in the fabrication  
process also shown in Figures 3 through 5;

Figure 7 is a greatly enlarged, partial cross-sectional view through another embodiment of the present invention;

10           Figure 8 is an enlarged, cross-sectional view taken  
generally along the line 8-8 in Figure 7;

Figure 9 is an enlarged top plan view of another embodiment of the present invention;

Figure 10 is an enlarged cross-sectional view taken  
15 generally along the line 10-10 in Figure 9; and

Figure 11 is a schematic depiction of one embodiment of the present invention.

### Detailed Description

Referring to Figure 1, an integrated circuit 10 may include a semiconductor substrate or structure 12 formed from a wafer of semiconductor material. The semiconductor material may include silicon as one example or silicon and germanium, germanium, or gallium arsenide, as additional examples. The circuit 10 may use a bipolar, complementary metal oxide semiconductor (CMOS), silicon on insulator (SOI), or biCMOS technology.

Over the semiconductor structure 12, one or more interconnection layers such as the interconnection layers 20, 22 and 24 may be defined. Interconnection layers are also sometimes called metal layers, metallizations or polysilicon layers. The layers 20, 22 and 24 are conventionally formed as part of an existing process involving the deposition of a conductive material, such as a metal, polysilicon or a silicide, and patterning the deposited conductive material. As a result, interconnections may be made between interconnection layers and the structure 12 or between devices coupled through a single interconnection layer. Thus, the use of interconnection layers such as the layers 20, 22 and 24 facilitates the interconnection of circuit devices that may be formed on or above the semiconductor structure 12.

While the illustrated embodiment shows three interconnection layers 20, 22 and 24, additional layers may be included either above or below the layers depicted. The interconnection layers 20, 22 and 24 are separated by insulation layers 14, 16 and 18 which conventionally are formed of a dielectric such as oxide.

The resulting integrated circuit 10 includes one or more interconnection layers such as the layer 20 positioned over the semiconductor structure 12. Vertical conductive elements or plugs 26 and 28 may be formed between successive pairs of overlaying interconnection layers such

as the layers 20 and 22 and the layers 22 and 24, in one embodiment of the present invention. In other embodiments, a plug 26 may be formed between the semiconductor structure 12 and an overlaying interconnection layer 20.

5       The concept of the enclosure formed by layers 20 and 22 and plugs 26 and 28 is further illustrated in connection with Figure 11, which shows a structure removed from the substrate in three dimensions. An upper plate 24A may be formed of a metallization layer, a polysilicon layer, or  
10       even a doped semiconductor layer. The bottom layer 20A can be formed of any of the above possibilities. The intervening wall of the resulting structure, 26A, 28A may be formed of vertically disposed plugs, as one example. The component, active or passive, to be isolated is  
15       generally defined within the enclosure depicted in Figure 11. Thus, effectively an enclosure may be formed, which completely surrounds and thereby isolates the enclosed active or passive component.

As shown in Figure 2, a passive circuit element 30 may  
20       be formed in an interconnection layer 22 in one embodiment of the present invention. In the illustrated example, the passive circuit element 30 includes a spiral, flat inductor with a contact 32. The element 30 may develop inductance when current is conducted between the contact 32 and a  
25       conductive line 33 that extends through an opening 35a defined in the plug 28. The contact 32 may be coupled, for



as two examples. The plugs 26, 28 may be coupled to the ground,  $V_{cc}$ , or some other potential or they may float.

Referring to Figure 3, a process for forming the semiconductor device 10, in accordance with one embodiment of the present invention, begins by forming an insulation layer 16 over a layer 20. Thereafter, as shown in Figure 4, a trench 38 may be formed in the insulation layer 16 using conventional patterning techniques. The trench 38 may then be filled with metallic material to create a plug 26 that substantially surrounds a portion of the interconnection layer 20 containing the passive or active circuit element 30 as shown in Figure 5.

Thereafter, referring to Figure 6, an overlying interconnection layer 22 may be formed over and electrically coupled to the plug 26. In one embodiment of the present invention, the layer 22 may be patterned to define a passive circuit element 30 such as an inductor or a capacitor. In some embodiments, an inductor may be formed from one or more interconnection layers and an appropriate surrounding shield formed from plugs 26 and 28 may be defined between a plurality of overlying interconnection layers.

Advantageously, the plugs 26 and 28 substantially surround the passive circuit element 30 to prevent the coupling of noise or other signals. However, in some cases, relatively small openings, such as the opening 35,



may be permitted for interconnection purposes. As one example, the opening may be a zigzag opening to reduce the noise coupling.

Referring to Figure 7, in accordance with another embodiment of the present invention, a plug 26 may extend from the semiconductor structure 12 to an interconnection layer 20 through an insulation layer 14. A passive circuit element (not shown in Figure 7) may be formed over or on the semiconductor structure 12. The inverted U-shaped structure defined by the interconnection layer 20 and the plug 26 may substantially or completely enclose the passive circuit element. For example, the passive circuit element may be formed with an active device on the structure 12 or may be formed in connection with a polysilicon layer associated with the structure 12.

Referring to Figure 8, a passive circuit element 30 such as a flat spiral inductor, may be formed with contacts 32 and 34. The contacts 32 and 34 may make contact with overlying or other passive components such as underlying circuit elements such as active components included on the semiconductor structure 12. Thus, inductive effects may be provided by the spiral shape of the element 30 when current passes between the contacts 34 and 32. The contacts 32 and 34 may be coupled to lines 36 through vias (not shown) or buried contacts 31 that may extend vertically under the plug 26 and through the integrated circuit 10 in accordance

with one embodiment of the present invention. The plug 26 may be grounded through a line (not shown) in the layer 20.

Referring to Figure 9, the semiconductor structure 40 may integrate not only passive components but also active components such as active areas 44 including metal oxide semiconductor field effect transistors (MOSFETs) formed from doped regions on diffusions 50 and gates 46. The active regions 44 are surrounded by a guard ring 42 that extends into the structure 40 and may be formed as a substrate diffusion. Thus, the guard ring 42 may provide intrasubstrate isolation from EMI and other spurious signals.

Referring to Figure 10, the structure 40 may include the intrasubstrate guard ring 42. The guard ring 42 may completely encircle the active areas 44 including the source and drain diffusions 50, the gate 46 and the gate dielectric 66. The guard ring 42 and the source and drain diffusions 50 may all be formed in the substrate 52. Field oxide isolation 60 may be formed over the substrate 52.

Extending upwardly from the guard ring 42 is a metallic or conductive plug 58. Like the guard ring 42, the plug 58 may extend completely around the areas 44 that include the transistors formed from diffusions 50 and gates 46. As a result, the upstanding plug 58 provides isolation for components situated over the substrate 52 from noise from surrounding components and shields surrounding

components from noise generated by devices within the plug  
58 enclosed region.

In one embodiment of the present invention, an  
electrical connection may be from the plug 58 to a guard  
5 ring connection 54. The guard ring connection 54 may be a  
metal line, for example formed in a metal one layer, in one  
embodiment of the present invention, that connects to  
ground or other suitable potential for appropriately  
biasing the guard ring 42. In other embodiments of the  
10 present invention, an intermediate metal layer may be  
formed between the substrate 52 and the metal one layer to  
act as a cap over the top of the active areas 44.

Thus, with the embodiment shown in Figures 9 and 10,  
both active and passive components may be isolated from  
15 spurious signals such as EMI noise or external components.  
The protection may be provided in the region between metal  
layers and the substrate, between metal layers themselves  
and beneath the substrate by virtue of the guard ring 42.

While the present invention has been described with  
20 respect to a limited number of embodiments, those skilled  
in the art will appreciate numerous modifications and  
variations therefrom. It is intended that the appended  
claims cover all such modifications and variations as fall  
within the true spirit and scope of this present invention.

25 What is claimed is:

1           1.    A method comprising:  
2                forming a trench around an electrical component;  
3                filling said trench with a conductive material;  
4    and  
5                forming an interconnection layer coupled to said  
6    conductive material.

1           2.    The method of claim 1 including forming said  
2    trench between said interconnection layer and a  
3    semiconductor structure.

1           3.    The method of claim 1 including forming said  
2    trench between a pair of interconnection layers.

1           4.    The method of claim 3 including forming a first  
2    trench between a first pair of interconnection layers and a  
3    second trench between a second pair of interconnection  
4    layers and positioning a passive circuit element between  
5    said trenches.

1           5.    The method of claim 1 including grounding said  
2    material.

1           6.    The method of claim 1 including positioning a  
2    passive circuit element within an enclosure formed by said  
3    material and layer.

1           7.     The method of claim 6 including forming an  
2     opening in said material to allow an electrical connection  
3     to said passive circuit element.

1           8.     The method of claim 6 including connecting said  
2     passive circuit element to other devices through a buried  
3     contact.

1           9. The method of claim 1 including electrically  
2   coupling said material and said interconnection layer.

1           10. The method of claim 6 including forming a flat  
2   spiral inductor to act as said passive circuit element over  
3   said semiconductor structure.

1           11. The method of claim 10 including forming a  
2   resistor and capacitor.

1           12. The method of claim 1 including forming said  
2 material over a guard ring.

1           13. An integrated circuit comprising:  
2           a semiconductor substrate;  
3           an interconnection layer positioned over said  
4   substrate;

5                   a passive circuit element between said substrate  
6   and said interconnection layer; and

7           a trench that encircles said passive circuit  
8    element, said trench filled with a conductive material.

1           14. The circuit of claim 13 wherein said trench  
2   substantially encircles said passive circuit element.

1           15. The circuit of claim 14 wherein said material  
2 includes an opening for an electrical connection to said  
3 passive circuit element.

1           16. The circuit of claim 13 wherein said passive  
2   circuit element is a flat spiral inductor.

1           17. The circuit of claim 13 including first, second  
2   and third interconnection layers, said passive circuit  
3   element formed in said second interconnection layer and a  
4   pair of metal-filled trenches extending between said first  
5   and second interconnection layers and said third and second  
6   interconnection layers.

1        18. The circuit of claim 13 wherein said trench  
2        extends from said interconnection layer to said substrate.



7           a trench filled with a conductive material  
8   coupled to said guard ring.

1           25. The circuit of claim 23 wherein said material  
2   couples to a guard ring connection layer to bias said guard  
3   ring.

1           26. The circuit of claim 24 including a metal one  
2   layer over said substrate, said material electrically  
3   coupled to said guard ring and said metal one layer.

1           27. The circuit of claim 24 wherein said guard ring  
2   completely surrounds said active circuit element.

1           28. The circuit of claim 27 wherein said trench  
2   completely surrounds said active circuit element.

1           29. The circuit of claim 24 wherein said active  
2   circuit element includes a transistor.

1           30. The circuit of claim 24 wherein said active  
2   circuit element is enclosed in a shield over the substrate,  
3   said shield formed by said material and an overlying metal  
4   layer.